View GS9001-CQME3_4884112.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

not recommended for new designs gs9001 edh coprocessor genlinx ? data sheet applications the gs9001 implements error detection and handling (edh) functions according to smpte rp165. interfacing to the parallel port of either the gs9002/gs9022 serial digital encoders or gs9000 decoder, the gs9001 provides edh insertion and extraction for 4?sc ntsc, 4?sc pal and 4:2:2 component standards up to 18 mhz luminance sampling. the gs9001 also generates timing signals such as horizontal sync, vertical blanking, field id and ancillary data identification. the ancillary data identification aids the extraction of ancillary data from the data stream. the device has an i 2 c (inter-integrated circuit) serial interface bus for communication with a microcontroller. the device can be programmed as an i 2 c slave transmitter or receiver by the microcontroller. this interface can be used to read the complete set of error flags and override the flag status prior to re-transmission. the device automatically determines the operating standard which can be overridden through the i 2 c interface. timing signals and transmission error flags are also available on dedicated outputs. features description 4?sc, 4:2:2 and 360 mb/s serial digital interfaces source and destination equipment distribution equipment test equipment error detection and handling (edh) according to smpte rp165 edh insertion and extraction in one device autostandard operation i 2 c serial communications interface for access to error flags and device configuration available stand alone mode error flags available on dedicated outputs field, vertical, horizontal timing signals, ancillary data indication and trs indication video standard and invalid data indication reserved words readable and writeable 21 bit errored fields counter passthrough mode to bypass edh packet insertion true 8-bit compatibility 40 mhz operating frequency pb-free and green ordering information block diagram revision date: june 2004 i 2 c is a registered trademark of philips gennum corporation p.o. box 489, stn a, burlington, ontario, canada l7r 3y3 tel. (905 632-2996 fax: (905) 632-5946 gennum japan: shinjuku green tower building 27f 6-14-1, nishi shinjuku shinjuku-ku, tokyo 160-0023 japan tel: +81 (03) 3349-5501 fax: +81 (03) 3349-5505 document no. 521 - 38 - 04 control logic compare errored field counter serial clock & data device address ancillary check error flags & format crc extraction transmit/ receive data in clock reset crc calculation automatic standards detection data out interrupt transmission error flags hsync, vblank, ancillary data, trs-id, trs absence indication field signals/ standard indication mux i c interface 2 part number package temperature pb-free and green gs9001-cqm 44 pqfp oc to 70c no GS9001-CQME3 44 pqfp oc to 70c yes
2 of 14 521 - 38 - 04 not recommended for new designs electrical characteristics dc parameters @ v dd = 5v, v ss = 0v, t a = 0 o c - 70 o c unless otherwise shown parameter symbol conditions min typ max units supply voltage v s operating range 4.75 5.00 5.25 v supply current i s operating range - 85 100 ma ttl compatible v ihmin t a =25 o c 2.00 - - v cmos inputs v ilmax t a =25 o c - - 0.80 v input leakage i in v in =v dd or v ss - - 10 a ttl compatible v ohmin t a =25 o c 2.40 4.50 - v cmos outputs v olmax t a =25 o c - 0.20 0.40 v i ol t a =25 o c ---4ma i oh t a =25 o c --4ma ac parameters @ v dd = 5v, v ss = 0v, t a = 0 o c - 70 o c unless otherwise shown parameter symbol conditions min typ max units input clock frequency ? clk --40mhz input & output data rates ? data - - 40 mb/s input data & clock rise time t ir -1-ns setup time t set t a =25 o c2--ns hold time t hold 2- -ns input clock to output data t p c l < 30pf 3 5.5 8.5 (1) ns output data rise/fall time t or t a =25 o c 234ns scl clock frequency ? scl - 100 400 (2) khz (1) t a = 70c, v dd = 4.75v (2) determined by i 2 c bus specification absolute maximum ratings parameter value/units supply voltage (v s =v dd -v ss )7 v input voltage range (any input) -0.3 to (v dd +0.3) v dc input current (any one input) 10 a power dissipation 800 mw operating temperature range 0c to 70c storage temperature range -65c to +150c lead temperature (soldering, 10 seconds) 260c caution electrostatic sensitive devices do not open packages or handle except at a static-free workstation
3 of 14 521 - 38 - 04 not recommended for new designs din9 (msb) (msb) (lsb) (lsb) din8 din7 din6 din5 din4 din3 din2 din1 din0 clk gs9001 top view 33 32 31 30 29 28 27 26 25 24 23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 dout9 dout8 dout7 dout6 dout5 dout4 dout3 dout2 dout1 dout0 interrupt v dd v dd v ss f2/ntsc_pal no trs f0/hd1 f1/d1_d2 vblank hsync fl0 anc_data fl1 field/std r/t a0 a1 scl v ss s0 s1 rstn sda fig. 1 gs9001 edh coprocessor pin connections input s1 input s0 output fl1 output fl0 00 eda full field edh full field 01 ues (see note) edh active picture 10 eda ancillary edh ancillary 11 ida (see note) idh (see note) note: the ues, idh and ida flags that appear on pins fl0 and fl1 as shown in table 2, represent the sum of each corresponding flag for active picture, full field and ancillary. ues indication can also be used to identify the absence of edh implementation in the upstream equipment. table 1. selection of field and video standard signals on f2, f1, f0 pins table 2. selection of error status flags to display input output f2 output f1 output f0 field/std 0 ntsc (0) / pal (1) d1 (0) / d2 (1) * 13.5 mhz y (0) / 18 mhz y (1) 1 field bit 2 field bit 1 field bit 0 * d1: 4:2:2 sampling d2: 4? sc sampling
4 of 14 521 - 38 - 04 not recommended for new designs pin no. symbol type description 1-10 din[9..0] i parallel digital video data inputs 11 clk i parallel clock input. 12 r/t i receive or transmit mode select. high - crc extraction, recalculation, comparison, error indication, re-insertion. low - crc calculation, insertion, clears error flags 13 field/std i field or standard indication select. high - field signals on f0, f1, f2. low - standard indication on f0, f1,f2. (refer to table 1) 14,15 s0, s1 i error flag select inputs. select type of error flag to output on fl0, fl1. (refer to table 2) 16 rstn i master reset. active low input, which provides option to initialise internal circuitry. the gs9001 contains power on reset circuitry that automatically initialises all internal states including the i 2 c interface. 19,20 a0,a1 i device address select pins for i 2 c interface bus. (refer to table 3) 21 scl i serial clock for i 2 c interface bus. scl and sda must be connected to gnd if there is no i 2 c interface connected to the device. 22 sda i /o serial data for i 2 c interface bus. 23 interrupt o programmable interrupt for error flag indication. active low, open drain output. interrupt can be made sensitive to specific or all error flags (described in i 2 c write format section). default is sensitive to all error flags. this output stays active until a word is read from the device. 24-33 dout[0..9] o parallel digital video data outputs 34 no trs o indicates presence of invalid input data, containing no timing reference signal (trs). active high output which signals absence of seven consecutive valid trss in the incoming data. returns to low state after seven consecutive valid trss occur. a valid input clk must be present for this to operate. 35 anc data o ancillary data presence indication. active high output, indicates data presence from anc data header word to checksum word. can be programmed through the i 2 c interface to also indicate presence of trs-id (3ff,000,000) blocks. in this mode, output stays high for 5 words during composite video trs-id and 4 words during component eav, sav. in stand alone operation mode without i 2 c interface, this feature can be forced on anc data pin by selecting address 0,1 on a1,a0 pins. (note: scl and sda must be connected to gnd when i 2 c interface is not used) 36 hsync o horizontal sync indication. active high, extends from eav to sav for component video, indicates trs-id location for composite video. 37 v blank o vertical blanking interval indication. active high during this period. 40-42 f0/hd1 o field or standard indication pins. field signals output when field/std pin is high, video f1/d1_d2, standard when field/std is low. f2/ntsc_pal 43,44 fl1,fl0 o error flag status. active high outputs programmed via s0, s1 to indicate various transmission and hardware related error flags. output flags stay active for one field. 17,39 v dd p power supply. most positive power supply connection. (+5v) 18,38 v ss p power supply. most negative power supply connection. (gnd) gs9001 pin descriptions
5 of 14 521 - 38 - 04 not recommended for new designs gs9001 - detailed device description. the gs9001 contains all functional blocks required to implement error detection and handling according to smpte rp165. it also provides field, vertical, and horizontal timing information as well as ancillary data and trs-id indication. the device offers standard independent operation and an i 2 c serial communications interface to allow reading/writing of error flags, device configuration and video standards format. the device can also be operated in stand alone mode without the i 2 c interface with error flags available on dedicated output pins. in all modes, the device latency is four clock cycles. automatic standards detection this block analyses the incoming 8 or 10 bit data to determine whether it is component or composite. in total, six standards are automatically detected. for composite data conforming to smpte 259m, the timing reference signal and identification (trs-id) packet contains line and field information used to detect the format. for component data conforming to smpte 125m, the trs-id packets for end of active video (eav)and start of active video (sav) are used to determine the format. the trs information is then used to determine whether the composite signal is ntsc or pal, or whether the component signal has 13.5 mhz or 18 mhz luminance samples. noise immunity has also been included, to ensure that momentary signal interruption does not affect the auto- standards detection function. this built in noise immunity results in delayed switching time between standards. delays range from as little as eight lines when switching between component standards to as much as four frames when switching between pal and ntsc composite standards. the latter delay is due to the method used to differentiate pal and ntsc, which counts the number of lines per frame and requires four sequential frames before switching standards. manual override of the auto-standard feature is provided via the i 2 c interface, for applications where the standards recognition delay is intolerable. standards indication is provided on multiplexed output pins or via the i 2 c interface. control logic the control logic coordinates operation and extracts timing signals such as vertical blanking, horizontal sync, field id, ancillary data indication and trs-id indication. the vertical blanking interval signal is active during the digital vertical blanking period for all signal formats. the horizontal sync signal is provided as a pulse with a duration of one clock period for every trs-id occurrence in composite video. for component video, the horizontal sync is a positive going pulse which starts at eav and ends at sav. three field id bits (pins 40, 41, 42) indicate the two fields for component video standards, the four colour fields for composite ntsc or eight colour fields for composite pal. the ancillary data indication allows external circuitry to identify ancillary data in the data stream for extraction or masking. the presence of ancillary data is indicated by a logic high that extends from the data id word to the checksum word of each ancillary packet. these timing signals are available on dedicated output pins and through the i 2 c communications interface. the control logic also verifies incoming data validity by checking the occurrence of consecutive trs-ids. if the absence of seven consecutive trs-ids is detected, a ?no trs? flag is output on pin 34. this flag is reset once seven consecutive trs-ids occur. crc calculation a cyclic redundancy check (crc) is calculated for each video field according to the crc-ccitt polynomial x 16 +x 12 +x 5 +1. separate crcs are calculated for active picture and full field to provide an indication that active video is still intact despite possible full field errors. this allows the user to distinguish between different classes of data errors, which yields the best compromise in error detection for all types of equipment. in order to provide compatibility between 8 bit and 10 bit systems, all data words with values between 3fc h and 3ff h inclusive, are recoded as 3ff h at the input of the polynomial generator. start and end points for the crc calculation are as defined in rp165 and depend on the standard and check field being calculated. calculated crc words can be read through the i 2 c interface. crc comparison the gs9001 can be configured for transmit or receive mode. in receive mode, the calculated crc is checked against the incoming crc embedded in the error data packet. any mismatch will generate status error flags to indicate transmission related error flags in either active picture, full field or both. the error flags resulting from crc mismatch are full field error detected here ( edh ) and active picture edh . ancillary checksum verification the ancillary data checksums are also verified to ensure data integrity. ancillary data is preceded by the data header, data id, block number and data count. the data count shows the number of ancillary words contained in each ancillary data packet. a checksum is calculated for each incoming ancillary data packet and compared with the transmitted checksum. any difference is reported as an error via the ancillary edh error flag. a separate anc ext error flag is also provided to indicate corruption of the edh data packet. error flags and formatting this block performs the functions of error flag reporting and recoding, edh data packet construction, programmable interrupt generation and interface with the i 2 c communication block.
6 of 14 521 - 38 - 04 not recommended for new designs 7. ues for ap, ff and ancillary ues is set if the incoming ues is set. also, if the incoming data does not have an error data packet, this flag is set. this is to inform the down- stream devices that the data being sent has not been previously checked for data errors. in addition to error flag access through the i 2 c interface, selected edh , eda , idh , ida and ues flags are available on two user programmable output pins. table 2 (on page 3) shows these error flags and the corresponding input addresses. these flags are available for applications where access to the i 2 c interface via microcontroller is not possible or cost effective. these flags give the user immediate warning of transmission related errors either locally or from upstream equipment. in situations where the upstream equipment does not support edh, a new error data packet is inserted in the data stream as specified in rp165. in this case the ues flag is set for active picture, full field and ancillary data. the edh , eda and ida flags are reset for active picture and full field. for ancillary data, the edh flag is still reported if there are any checksum errors and the eda and ida flags are reset. this is done since the checksums for ancillary data may still be valid without the presence of an error data packet in the data stream. transmit vs receive modes the preceding description refers to the device in receive mode. in transmit mode, valid crc-check words for active picture and full field are inserted and all error flags are reset. flag masking any of the fifteen error flags can be set/reset or made transparent using the i 2 c interface. transparent flags are updated on the occurrence of data errors. flag masking can be done only when the device is in the receive mode. during transmit mode all error flags are reset. the transmit mode would be used for source equipment and equipment that modifies or processes the data before re-serializing. programmable interrupt the interrupt output can be made sensitive to any specific or all error flags. this function is programmed using the sensitivity flags sanc, sff and sap as described in the section for i 2 c interface write format. errored field counter this 21 bit counter can be used to count the number of fields in which data errors occur. the same set of sensitivity flags used for the programmable interrupt, also control the incrementing of this counter. this counter can be made to increment on the occurrence of any specific type of error flag in a field. error reporting error reporting is meant to provide the information necessary to allow system diagnostics. there are fifteen error flags in total, which are used to identify specific error types. all flags are available to be read or overwritten via the i 2 c interface. the definition of these flags and an explanation of how the device handles these flags are described below. the acronyms used are: eda e rror d etected a lready edh e rror d etected h ere idh i nternal device error d etected h ere ida i nternal device error d etected a lready ues u nknown e rror s tatus ap a ctive p icture ff f ull f ield 1. edh for ap and ff if the incoming crc checkword is different from the calculated crc checkword, the edh flag is set. 2. edh for ancillary if the checksum for the ancillary data does not match the calculated checksum, this flag is set. 3. eda for ap and ff this flag is generated by summing the incoming eda flag with the product of the incoming edh flag and the valid crc bit. as a result, if the incoming edh flag is set and the eda flag has not been set, the edh flag will be recoded to eda and then cleared. if the incoming crc is invalid, then the outgoing eda flag will be determined by the incoming eda flag only. this is to support devices in the transmission path that do not generate valid crc,yet pass only the eda flags. 4. eda for ancillary this flag is the sum of the in-coming edh and eda flags for ancillary data. 5. idh for ap, ff and ancillary these flags are set by the user through the i 2 c serial interface. they can be used to indicate any internal device errors in the vicinity of the device. examples could be local hardware errors such as a ram failure or a system diagnostics failure on power- up. 6. ida for ap, ff and ancillary this flag is the sum of the incoming idh and ida flags for ap, ff and ancillary data.
7 of 14 521 - 38 - 04 not recommended for new designs note: if an i 2 c interface is not used, address 0, 1 will force trs-id indication on the ancillary data pin. this is to facilitate applications in which trs-id is desired, but an i 2 c interface is not used. in this case, the scl clock line must be connected to the most negative supply. during the stand-alone mode of operation, flag masking, video standard override and programmable interrupt features are disabled. the user can still monitor the video standard and the error flags through dedicated pins as shown in table 2. edh passthrough mode an edh passthrough mode is available to aid in system diagnostics. this mode is selected by address 1,0 on a1, a0 pins. in this mode, the gs9001 will not insert a new edh packet into the data stream. input data is bypassed to output without modification. error flag status available through the i 2 c interface and output pins, is now invalid. however, valid crc words can be read through the i 2 c interface every field, for a static picture. the counter can be programmed either to clear automatically when the counter status is read via the interface, or to clear when forced through the interface. i 2 c serial communications interface the serial communications interface allows access to all error flags and other internal programmable functions. the inter- integrated circuit ( i 2 c) protocol is used. for information on the gs9001 i 2 c protocol, refer to document 521 - 59 " using the gs9001 edh coprocessor". the slave addresses for the i 2 c interface are given in table 3. data formats for the i 2 c interface read and write operations are given in tables 4 and 5. i 2 c address is 00011a 1 a 0 a1 a0 function 0 0 available device address 0 1 available device address 1 0 edh passthrough mode 1 1 test mode table 3. i 2 c slave addresses
8 of 14 521 - 38 - 04 not recommended for new designs word databits comments address b7 b6 b5 b4 b3 b2 b1 b0 1 ap ap ap anc anc anc anc anc 15 error flags (according to idh eda edh ues ida idh eda edh smpte rp165) see note below for flag anc ext 2 anc ff ff ff ff ff ap ap ext ues ida idh eda edh ues ida 3 error counter ntsc hd1 d1 video standard & error counter b20 b19 b18 b17 b16 pal d1 d2 4 error counter error counter 21 bits wide b15 b14 b13 b12 b11 b10 b9 b8 5 error counter b7 b6 b5 b4 b3 b2 b1 b0 6 active picture crc active picture crc b15 b14 b13 b12 b11 b10 b9 b8 16 bits wide 7 active picture crc b7 b6 b5 b4 b3 b2 b1 b0 8 full field crc full field crc 16 bits wide b15 b14 b13 b12 b11 b10 b9 b8 9 full field crc b7 b6 b5 b4 b3 b2 b1 b0 10 rw2 rw2 rw1 rw1 rw1 rw1 rw1 rw1 bits 2 to 7 for reserved b3 b2 b7 b6 b5 b4 b3 b2 words 1 to 7 11 rw3 rw3 rw3 rw3 rw2 rw2 rw2 rw2 b5 b4 b3 b2 b7 b6 b5 b4 example: bit number 4 of reserved 12 rw4 rw4 rw4 rw4 rw4 rw4 rw3 rw3 word 2 is denoted as b7 b6 b5 b4 b3 b2 b7 b6 rw2 b4 13 rw6 rw6 rw5 rw5 rw5 rw5 rw5 rw5 b3 b2 b7 b6 b5 b4 b3 b2 14 rw7 rw7 rw7 rw7 rw6 rw6 rw6 rw6 b5 b4 b3 b2 b7 b6 b5 b4 15 0 0 0 0 0 0 rw7 rw7 b7 b6 notes: the error counter is 21 bits wide and counts the number of fields that had errors. this counter can be made to increment only upon the occurrence of a specific type of flag in a field. this sensitivity is programmable through sanc,sff & sap class of flags (see write section). anc ext is a flag defined to indicate any checksum error in the edh packet. reserved words 1 to 7 in an edh packet are both readable and writable. only bits 2 to 7 of each reserved word are available. during write operation for every reserved word, even parity is added as bit 8 and bit 9 is the logical inverse of bit 8. bits 0 and 1 are zero to maintain compatibility with 8 bit systems. 16 bit active picture crc and full field crc words are available for every field, through the i 2 c interface. table 4. i 2 c - interface: data format for read 15 words
9 of 14 521 - 38 - 04 not recommended for new designs word databits comments address b7 b6 b5 b4 b3 b2 b1 b0 1 ap ap ap anc anc anc anc anc 15 error flags (according to idh eda edh ues ida idh eda edh smpte rpi65) 2 sticky ff ff ff ff ff ap ap flags ues ida idh eda edh ues ida 3 map map map manc manc manc manc manc mask status for the 15 error idh eda edh ues ida idh eda edh flags (see note 1) 4 mask mff mff mff mff mff map map rw ues ida idh eda edh ues ida 5 sap sap sap sall sanc sanc sanc sanc sensitivity status for the15 idh eda edh ues ida idh eda edh error flags (see note 2) 6 auto clr trs sff sff sff sff sap clr cnt sel ida idh eda edh ida 7 rw1 rw1 0 0 sel ntsc hd1 d1 standard select (see note 3) b3 b2 std pal d1 d2 8 rw2 rw2 rw2 rw2 rw1 rw1 rw1 rw1 bits 2 to 7 for reserved words b5 b4 b3 b2 b7 b6 b5 b4 1 to 7 example: bit number 4 of 9 rw3 rw3 rw3 rw3 rw3 rw3 rw2 rw2 reserved word 2 is b7 b6 b5 b4 b3 b2 b7 b6 denoted as rw2 b4 10 rw5 rw5 rw4 rw4 rw4 rw4 rw4 rw4 b3 b2 b7 b6 b5 b4 b3 b2 11 rw6 rw6 rw6 rw6 rw5 rw5 rw5 rw5 b5 b4 b3 b2 b7 b6 b5 b4 12 rw7 rw7 rw7 rw7 rw7 rw7 rw6 rw6 b7 b6 b5 b4 b3 b2 b7 b6 notes: 1. mask status is used for flag masking. mask rw is 1 to overwrite reserved words. bit sticky flags will make the flags sticky. (flag stays set until read by i 2 c interface) 2. sensitivity status defines the interrupt & error counter sensitivity. please note for ues flag sensitivity, there is only one bit which is the sall ues bit. this covers the ues bit for ancillary, active picture and full field classes. 3. bit sel std: 1 to overwrite video standard, 0 for auto standard selection bit ntsc/pal: 1 for pal (625/50) standard, 0 for ntsc (525/60) standard bit hd1/d1: 1 for component 4:2:2 standard with 18mhz luminance, 0 for component 4:2:2 standard with 13.5 mhz luminance bit d1/d2: 1 for 4? sc composite standard, 0 for component 4:2:2 standard bit trs sel: 1 to force trs-id indication in addition to ancillary data indication on the ancillary data pin, (pin 35) 0 to force only ancillary indication on the ancillary data pin (pin 35) bit clr cnt: 1 to clear the ?errored field counter?. 0 to let the counter count the errored fields bit auto clr: 1 to automatically clear the ?errored field counter? after every reading of the counter status through the interface, 0 to disable this automatic clear feature default status: on power-up all bits are set to zero except for the sensitivity flags which are set to one. stand-alone operation: all bits will stay at power-up initial conditions, as described above, when there is no interface connected to the device, except for the bit trs-sel, which can be set to one by connecting the a1and a0 pins to 0,1 respectively. table 5. i 2 c - interface: data format for write 12 words
10 of 14 521 - 38 - 04 not recommended for new designs parameter symbol min max units minimum rest pulse duration tr(min) 100 - ns external to internal reset delay tr d1 -12 ns tr d2 - 3 s interrupt delay after rstn ti d -12 ns active low line 11/272 - sample 1456 - ntsc (525/60) 4:2:2 line 11/272 - sample 1936 - ntsc (525/60) 4:2:2,16 x 9 line 11/272 - sample 806 - ntsc (525/60) 4?sc line 7/320 - sample 1456 - pal (625/50) 4:2:2 line 7/320 - sample 1936 - pal (625/50) 4:2:2,16 x 9 line 7/320 - sample 983 - pal (625/50) 4?sc interrupt i 2 c read after second word (interrrupt is inactive after second word of the i 2 c packet is read) fig. 2c interrupt timing reset and interrupt characteristics (v cc = 5v, 0c < t a < 70c) rstn internal reset v dd v t trigger internal reset interrupt rstn tr d2 tr d1 tr min ti d fig. 2b reset and interrupt timing fig. 2a gs9001 internal reset circuit
11 of 14 521 - 38 - 04 not recommended for new designs xxx xxx 000 h 3ff h 2fe h 202 h 200 h 100 h xxx xxx 3ff h 000 h 200 h xxx xxx clock anc_data xxx xxx xxx xxx 000 h 3ff h 2fe h 202 h 200 h 100 h xxx xxx 3ff h 000 h 200 h xxx xxx data in data out ancillary_data trs_data (if trs indication is enabled) fig. 4 ancillary data indication timing fig. 5 component timing signals clock hsync vblank field don't care data in data out xxx eav 000 h 3ff h xxx xxx 3ff h 000 h sav xxx xxx xxx x x x x x eav 000 h 3ff h xxx xxx 3ff h 000 h sav xxx xxx fig. 3 error flag timing xxx data header data header data header data id (1f4) b. n. (200) data count (110) ap crc ap crc ap crc ff crc ff crc ff crc anc error ap error ff error res word res word res word res word res word res word res word check sum xxx output data stream with edh packet edh packet ancillary error flags active picture error flags full field error flags x don't care x x x x x x
12 of 14 521 - 38 - 04 not recommended for new designs line 525 sample 765 (525/60) odd fields line 9 sample 764 line 263 sample 310 (525/60) even fields line 272 sample 764 line 623 sample 379 (625/50) odd fields line 5 sample 944 line 310 sample 945 (625/50) even fields line 317 sample 944 note: all sample numbers are with respect to output data. applications the gs9001 can be used on either the transmit or receive side of the serial digital interface. as shown in figure 8, it is used as the last stage prior to serialization and immediately after deserialization. the nature of the edh error flags and the flexibility of use with an i 2 c interface or in stand alone operation, make the gs9001 suitable for most system applications. conformance to smpte standards for edh and digital video, ensures compatibility with any piece of source, destination or routing equipment. complete, system-wide implementation of edh figure 9 shows a typical system implementation using edh , where both equipment fault errors and transmission errors occur. fig. 8 gs9001 system placement vblank pclk input co-axial cable edh serializer user set error flags f, v, h timing status flags 10 bit parallel input 10 bit parallel data receiver/ deserializer pclk edh cable driver fig. 7 composite vblank timing clock hsync field data in data out xxx 000 h 3ff h trs-id xxx xxx xxx xxx xxx xxx 000 h 3ff h trs-id xxx fig. 6 composite timing signals
13 of 14 521 - 38 - 04 not recommended for new designs vtr audio encode router da idh video audio internal device error transmission error transmission error communication interface edh ida eda ida edh eda ida central microprocessor production switcher fig. 9 fig. 10 these errors result in the transmission error flags edh and eda and the non-transmission related flags idh and ida . in figure 9, the aes/ebu audio encoder has generated an error during the audio formatting process and reported an idh (internal device error detected here) error. the signal from the audio encoder then experiences degradation from a faulty cable, before it reaches the router. in this case, the cable is marginal and is producing random infrequent errors. a gs9001 device in the router flags these errors as edh (error detected here) for active picture, full field or both. incoming idh flags are also recoded as ida (internal device error detected already). vtr (no edh) audio encode router (no edh) da ues idh video audio internal device error transmission error transmission error communication interface ues idh ues ida edh ues ida eda edh central microprocessor production switcher the next device in the chain is a distribution amplifier (da) which is receiving its input from the router. the gs9001 device in the da will recode the incoming edh flag as eda (error detected already) and pass the ida flag. an additional transmission error occurs between the da and the production switcher which is flagged as edh . the gs9001 in the production switcher now has a list of error flags that can be reported locally or through a communications interface to a central maintenance station.
14 of 14 521 - 38 - 04 not recommended for new designs gennum corporation assumes no responsibility for the use of any circuits described herein and makes no representations that the y are free from patent infringement. ? copyright june 1995 gennum corporation. all rights reserved. printed in canada. references: 1. singar bala, eric fankhauser and paul moore, an ic implementation of smpte rp165: error detection and handling, smpte journal, volume 104, number 7, july 1995, pp 459 - 464. edh edh ancillary insert e.g. vitc video source microprocessor modified video data fig. 11 revision notes added lead-free and green information. for latest product information, visit www.gennum.com if the modifying equipment employs edh on the output, a new crc will be calculated and inserted. if, however, the equipment has no edh capability, the original crc would be passed through. this would result in incorrect crc comparison and erroneous error flag generation by the next piece of equipment. this problem can be mitigated if the downstream equipment has the ability to override specific error flags. unfortunately, there is no way for the downstream equipment to determine if errors were caused by data modification or transmission errors. it is therefore important that the equipment which modified the video data either implement edh properly or remove the full field edh packets from the data stream. removing these packets will cause the ues flag to be asserted but this is preferable to reporting false errors. as shown in figure 11, the preferred way to implement edh in equipment which modifies the data is to have an edh coprocessor at both the input and output. the input edh coprocessor validates the integrity of the input data. the output edh coprocessor, set to receive mode, will pass any error flags that may have been generated upstream and recalculate any crcs that need to be changed due to data modification. flag masking is then enabled in this output edh coprocessor to avoid flagging an erroneous full field error due to crc mismatch in the modified data. partial edh system implementation in real system implementations not all equipment will have edh capability. edh is still useful in this environment. figure 10 shows the same system implementation as figure 9 except the vtr and router do not have edh capability. with reference to figure 10, the audio encoder will detect the lack of imbedded edh in the incoming video, create the edh packet and assert the ues (unknown error status) flag.the system will now have edh monitoring for all downstream transmission and equipment errors. the router, without edh, will simply pass the edh packet unmodified to the da which has edh capability. any errors reported at the da could have occurred: 1. on the link between the audio encoder and the router, 2. in the router, or 3. on the link from the router to the da. although this does not provide ideal coverage, the source of errors can still be isolated to allow the required maintenance. data modification and edh it is often necessary to modify the data stream after the initial generation of the crc words. this would occur in applications such as vertical interval timecode (vitc) or audio insertion. document identification product proposal this data has been compiled for market investigation purposes only, and does not constitute an offer for sale. advance information note the product is in a development phase and specifications are subject to change without notice. gennum reserves the right to remove the product at any time. listing the product does not constitute an offer for sale preliminary the product is in a preproduction phase and specifications are subject to change without notice. data sheet the product is in production. gennum reserves the right to make changes at any time to improve reliability, function or design, in order to provide the best product possible.

▲Up To Search▲

Price & Availability of GS9001-CQME3

	To Download GS9001-CQME3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .